January 15th 2021
In the final class of Electronic Systems Design, students were assigned to design a finite state machine module of a sequence detector.
Both designs, verilog module and text fixture, are required before it’s implementation onto FPGAs.
